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It might appear surprising that something new can still be found
about fundamental phase noise relations in LC-tank CMOS
VCOs. Yet, this work demonstrates that the 1/f2 phase noise dis-
played by the current-biased VCO with double switch pair (Fig.
11.2.1, referred to hereafter as the DS-VCO) is lower than is com-
monly assumed. In particular, its minimum level (i.e., that
caused by tank losses and switches) is 6dB below the minimum
level for the LC-tank VCO with a single switch pair and center-
tapped inductor (SS-VCO), when both VCOs make use of the
same LC tank and bias current IB, and both are working in the
current-limited region. Such a result was already conjectured in
[1], noticing that, under the above conditions, the oscillation
amplitude in the DS-VCO is ideally double that in the SS-VCO.
This conjecture, however, hinged on the unproven (and actually
unmotivated) assumption that the two VCO cores generate an
equal amount of noise (see e.g. [1], reply section). The best previ-
ous understanding of the DS-VCO was that the thermal noise in
the transistors’ channels dominates the 1/f2 phase noise [2]. Since
such noise sources ideally contribute only ~40% of the total phase
noise in the SS-VCO [3], it would seem that the DS-VCO cannot
yield a full 6dB phase noise improvement and would, therefore,
have a lower phase-noise figure-of-merit (FoM) than the SS-VCO.
This conclusion may be the main reason why the DS-VCO is less
popular than the SS-VCO, in spite of the lower IB needed for a
given oscillation amplitude and the well-known opportunity to
achieve a low 1/f3 corner with a DS-VCO.
Our phase noise analysis makes use of a symbolic approach to
Hajimiri’s and Lee’s impulse sensitivity function (ISF) theory [4],
where the 1/f2 phase noise L at the angular frequency offset ∆ω is
calculated as
where qmax is the maximum amount of signal charge loaded onto
the tank capacitance C, in is a white current noise source, and Γn
is the (effective) ISF for in. It is well-known [3,4] that, assuming
a sinusoidal waveform V(φ) = A sin(φ) across C (with 0 ≤ φ ≤ 2pi),
the ISF associated with R is ΓR(φ) = cos(φ). The symbolic expres-
sions for the ISF for all MOS channel-current noise sources can
be found in terms of the known ΓR(φ) by analyzing the simplified
small-signal circuit of the oscillator (Fig. 11.2.2) and applying the
definition of ISF as the excess phase generated by a current
impulse injected into the oscillator in parallel with the respective
noise source [4]. A straightforward circuit analysis, hinging on
the property that a capacitor presents infinitesimal impedance to
an impulsive current, results in the ISFs given in Fig. 11.2.2.  A
compact formula for the 1/f2 phase noise is obtained using the
square-law MOS current equation, and a MOS current 
noise          = 4 kB T γn/p gm,n/p∆f, where γn (γp) is  the channel noise
factor for nMOS (pMOS) devices. Under these hypotheses, the
exact expression for the 1/f2 phase noise caused by tank losses and
switches is
where A ≈ (4/pi)RIB is the oscillation amplitude. The impact of the
tail current noise can be derived in the same way as in [3]. 
A careful comparison with the 1/f2 phase noise displayed by the
SS-VCO [3] shows indeed that (2) yields a ∼6dB lower phase noise
for the same LC-tank and IB (6dB exactly if γp=γn). We notice that
the noise contribution of each transistor in the DS-VCO is propor-
tional to 1/R independently of the transistor transconductance,
which is true in the SS-VCO as well. However, the relative impact
of each transistor in the DS-VCO is only half that in the SS-VCO,
and, since there are twice as many transistors in the DS-VCO,
the total relative impact of the transistors is the same in both
oscillators. Numerous SpectreRF simulations fully confirm these
results. 
Although (2) shows that nMOS and pMOS switches ideally con-
tribute equally to phase noise, there is nevertheless an asymme-
try between nMOS and pMOS pairs, due to the absence of a high
impedance level at the sources of the pMOS switches (nMOS and
pMOS swap of course roles if top-biasing is adopted). As a conse-
quence, while the nMOS ISFs are independent of the capaci-
tances Cpar between LC-tank outputs and ground, the pMOS ISFs
depend very strongly on Cpar. A large Cpar results in much larger
pMOS ISFs  (Fig. 11.2.3), and the pMOS noise rapidly becomes
the dominant cause of phase noise. As an example, if half of the
overall tank capacitance is parasitic, the simulated phase noise
deterioration, compared to (2), is already in excess of 3dB. 
It is therefore critical to keep Cpar as small as possible, by mini-
mizing transistor dimensions (especially pMOS), capacitances of
coil and varactors to substrate, and loads presented by VCO
buffers.
The DS-VCO was built in a 0.35µm CMOS process with four Al
metal layers. The top layer is 2µm thick, allowing the realization
of a 2.6nH inductor with a Q of ~11 at 2.3GHz. No shield under
the inductor was used, in order to minimize Cpar. Floating MIM
capacitors and accumulation-MOS varactors realize the mixed-
mode tuning, setting at the same time the center frequency to
2.25GHz. Open-drain buffers drive 50Ω off-chip loads. A reference
SS-VCO was implemented as well, making use of an nMOS pair
and of the same tank used in the DS-VCO.  The phase noise
induced by the tail current noise was made negligible in both
VCOs. 
The DS-VCO is tunable between 2.15GHz and 2.35GHz, covered
in four overlapping bands of 75MHz each. Fig. 11.2.4 shows the
phase noise measured as a function of IB; the phase noise differ-
ence in favor of the DS-VCO is 5-7dB when both VCOs are work-
ing in the current-limited region, in very good agreement with
the theoretical 6dB. The phase noise plot for the DS-VCO at
2.3GHz (Fig. 11.2.5) shows a phase noise of –143.9dBc/Hz at
3MHz offset, for an excellent FoM of 191.6dBc/Hz (Vdd=2.5V,
IB=4mA). Despite the process used, this is the highest FoM
reported to date for DS-VCOs. The 1/f3 corner is below 250kHz.
Fig. 11.2.6 shows that the DS-VCO phase noise varies by less
than 1dB across the tuning range, the FoM being almost con-
stant. Finally, the phase noise is at most only 1dB higher than the
value yielded by (2), from which it can be concluded that the
phase noise performance of the DS-VCO is indeed optimal. A chip
photo of both VCOs is visible in Fig. 11.2.7.
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Figure 11.2.1: Simplified schematic view of the DS-VCO. 
Figure 11.2.2: Left: small-signal circuit for phase noise calculations (as an
example, the impulsive current source in parallel to N1 is used to derive the
ISF for N1).  Right: expressions of all relevant ISFs (all transconductances are
functions of φ).
Figure 11.2.3: The symmetry between nMOS and pMOS pairs is broken when
Cpar is non-negligible. If Cpar is large, pMOS-induced phase noise becomes
dominant.
Figure 11.2.5: Phase noise plot for the DS-VCO 
(fosc=2.3GHz, Vdd=2.5V, IB=4mA).
Figure 11.2.6: Phase noise and FoM for the DS-VCO at 3MHz frequency 
offset across the tuning range (Vdd=2.5V, IB=4mA).
Figure 11.2.4: Current-limited phase noise of SS-VCO and DS-VCO at 3MHz
frequency offset, as a function of bias current.
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Figure 11.2.7: Chip photograph of DS-VCO (left) and SS-VCO (right).
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Figure 11.2.1: Simplified schematic view of the DS-VCO. 
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Figure 11.2.2: Left: small-signal circuit for phase noise calculations (as an example, the impulsive current source
in parallel to N1 is used to derive the ISF for N1).  Right: expressions of all relevant ISFs (all transconductances
are functions of φ).
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Figure 11.2.3: The symmetry between nMOS and pMOS pairs is broken when Cpar is non-negligible. If Cpar is
large, pMOS-induced phase noise becomes dominant.
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Figure 11.2.4: Current-limited phase noise of SS-VCO and DS-VCO at 3MHz frequency offset, as a function of
bias current.
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Figure 11.2.5: Phase noise plot for the DS-VCO (fosc=2.3GHz, Vdd=2.5V, IB=4mA).
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Figure 11.2.6: Phase noise and FoM for the DS-VCO at 3MHz frequency offset across the tuning range
(Vdd=2.5V, IB=4mA).
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Figure 11.2.7: Chip photograph of DS-VCO (left) and SS-VCO (right).
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